

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/688,145	145 10/17/2003		Tao Li	030349	9230	
23696	7590	02/22/2006		EXAM	EXAMINER	
QUALCON			AHN, SAM K			
5775 MORE SAN DIEGO			ART UNIT	PAPER NUMBER		
,,				2637		
			DATE MAILED: 02/22/2006			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	on No.	Applicant(s)					
•	Office Action Comments	10/688,14		LI ET AL.					
(Office Action Summary	Examiner		Art Unit					
		Sam K. Al		2637					
<i> Th</i> Period for Re	e MAILING DATE of this commu eply	nication appears on the	cover sheet with the c	orrespondence ad	ldress				
WHICHE - Extensions after SIX (6 - If NO perio - Failure to r Any reply r	ENED STATUTORY PERIOD F /ER IS LONGER, FROM THE M of time may be available under the provision:) MONTHS from the mailing date of this com- d for reply is specified above, the maximum seply within the set or extended period for repl- served by the Office later than three months ent term adjustment. See 37 CFR 1.704(b).	MAILING DATE OF THe sof 37 CFR 1.136(a). In no even munication. It tutory period will apply and we will, by statute, cause the app	HIS COMMUNICATION ent, however, may a reply be timed to the size of the size o	N. nely filed the mailing date of this c D (35 U.S.C.§ 133).					
Status									
1)⊠ Res	ponsive to communication(s) fil	ed on 17 October 200	3.						
•	Responsive to communication(s) filed on <u>17 October 2003</u> . This action is FINAL. 2b)⊠ This action is non-final.								
,_	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is								
,—	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposition (of Claims								
4)⊠ Cla	4)⊠ Claim(s) <u>1-26</u> is/are pending in the application.								
•	4a) Of the above claim(s) is/are withdrawn from consideration.								
•	☐ Claim(s) is/are allowed.								
· —	Claim(s) <u>1-26</u> is/are rejected.								
•									
Application l	Papers								
0\□ The	specification is objected to by the	ne Examiner							
9) The specification is objected to by the Examiner. 10) The drawing(s) filed on <u>17 October 2003</u> is/are: a) accepted or b) objected to by the Examiner.									
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
•	11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
·	er 35 U.S.C. § 119	•							
•	nowledgment is made of a claim	n for foreign priority un	der 35 U.S.C. § 119(a)-(d) or (f).					
a)	ll b) ☐ Some * c) ☐ None of:								
1.[• • • • •								
2.									
3.[•	- · · · · · · · · · · · · · · · · · · ·		ed in this National	l Stage				
	application from the Internati								
* See	the attached detailed Office acti	on for a list of the cert	fied copies not receive	∍d.					
Attachment(s)									
	References Cited (PTO-892)		4) Interview Summary						
3) 🔯 Informatio	Oraftsperson's Patent Drawing Review (n Disclosure Statement(s) (PTO-1449 o s)/Mail Date <u>615</u> .		Paper No(s)/Mail D 5) Notice of Informal F 6) Other:		O-152)				

Art Unit: 2637

DETAILED ACTION

Claim Objections

1. Claims 9 and 10 are objected to because of the following informalities:

In claims 9 and 10, define the version of the standards recited.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1,3,4,11,13-16,21,22 and 26 are rejected under 35 U.S.C. 102(b) as being anticipated by Nakamura et al. US 2002/0136278 A1 (Nakamura).

Regarding claims 1,11,13-16 and 26, Nakamura teaches an integrated circuit comprising: a despreading unit (201a in Fig.1) operative to despread input samples and provide despread symbols for a first code channel (DPCCH) with a first spreading factor (FIXED SF); a channel compensation unit (201d) operative to multiply the despread symbols with channel estimates and provide demodulated symbols; and a symbol combiner (201e) operative to combine groups of demodulated symbols (input to 201e from 201₁ – 201_n) to obtain recovered data symbols (output of 202a) for a second code channel (DPDCH) with a second spreading factor (Minimum SF) that is an integer multiple of the

Art Unit: 2637

first spreading factor (note paragraph 22 and 74 wherein $SF_{min} = 4,8,16...$ wherein the spreading factor is defined by 2^n).

Regarding claim 3, Nakamura further teaches wherein the symbol combiner (201e) is operative to combine the groups of demodulated symbols to obtain recovered data symbols for a third code channel (DPDCH) with the second spreading factor (Minimum SF).

Regarding claim 4, Nakamura further teaches wherein the channel compensation unit (201d) is operative to multiply each of the despread symbols with a channel estimate (output of 201b) for one transmitter antenna (1h in Fig.10) to obtain one demodulated symbol (output of 202a or 202b) for the despread symbol.

Regarding claim 21, Nakamura further teaches a channel selector (201g) to receive the despread symbols for the plurality of first code channels and provide a despread symbol for one first code channel at a time to the channel compensation unit (201b, note paragraph 0083).

Regarding claim 22, Nakamura further teaches wherein the channel compensation unit (201b) is operative to multiply (201d) despread symbols from the channel selector (201g) with the channel estimates to obtain the demodulated symbols, and wherein the symbol combiner (201f) is operative to

Art Unit: 2637

combine the demodulated symbols from the channel compensation unit (201b) with accumulated symbols to obtain combine symbols (out of 201f), the accumulated symbols being indicative of partial combining results for the recovered data symbols and the combined symbols being indicative of updated combining results for the recovered data symbols.

Page 4

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 2,17 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al. US 2002/0136278 A1 (Nakamura).

Regarding claim 2 and 17, Nakamura further teaches wherein the second spreading factor an integer multiple of the first spreading factor (note paragraph 22 and 74 wherein SF_{min} = 4,8,16... wherein the spreading factor is defined by 2ⁿ). And although Nakamura does not explicitly teach wherein the second spreading factor is two times the first spreading factor, at the time of the invention, it would have been obvious to a person of ordinary skill in the art to implement as such.

Art Unit: 2637

Applicant has not disclosed that two times the first spreading factor provides an advantage, is used for a particular purpose or solves a stated problem.

One of ordinary skill in the art, furthermore, would have expected Applicant's invention to perform equally well with four or eight times the first spreading factor because the transmitter and the receiver would know which code would be used beforehand (note paragraph 0077). Therefore, it would have been obvious to combine to one of ordinary skill in this art to modify that the relationship between Minimum SF and Fixed SF of Nakamura to be two times the spreading factor to obtain the invention as specified in claim.

Regarding claim 20, Nakamura teaches all subject matter claimed, as applied to claim 16. Although Nakamura does not explicitly teach wherein the channel compensation unit and symbol combiner are operated in a pipeline manner, one skilled in the art would analyze that the channel compensation unit (201b) and the symbol combiner (201e,201f) are operating in a pipeline manner, wherein the different channel paths (DPDCH, DPCCH) are operating in parallel for the purpose of maximizing computation capacity and to increase the speed of computation of different channels.

 Claims 5,6 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al. US 2002/0136278 A1 (Nakamura) and Fitton et al. US 2004/0017843 A1 (Fitton).

Regarding claims 6 and 8, Nakamura teaches all subject matter claimed, as applied to claim 1. Although Nakamura teaches wherein the channel compensation unit (201d) is operative to multiply each of the despread symbols with channel estimates to obtain two demodulated symbols (output of 202a and 202b) for the despread symbol (processed in 201a), Nakamura does not explicitly teach wherein the symbol combiner is operative to combine groups of demodulated symbols based on space time transmit diversity (STTD) or transmitted using two transmitter antennas.

Fitton teaches channel compensation unit (430 in Fig.4) receiving signal based on space time transmit diversity (STTD, note paragraph 0077) using two transmit antennas (note paragraph 0243).

Therefore, it would have been obvious to one skilled in the art at the time of the invention to incorporate the teaching of Fitton in the system of Nakamura by transmitting signals using STTD for the purpose of effectively transmitting orthogonal data streams, thus reduce the likelihood of losing data due to intersymbol interference (note paragraph 0243).

Regarding claim 5, Fitton further teaches wherein the symbol combiner is operative to combine groups of two demodulated symbols (note paragraph 0243, wherein two symbol periods is required to demodulate two symbols).

Art Unit: 2637

 Claims 7,12 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al. US 2002/0136278 A1 (Nakamura) and Fitton et al. US 2004/0017843 A1 (Fitton) and Miyoshi et al. US 2003/0067967 A1 (Miyoshi).

Page 7

Regarding claims 7,12 and 18, Nakamura in view of Fitton teaches all subject matter claimed, as applied to claim 6. However, Nakamura in view of Fitton do not explicitly teach wherein the symbol combiner is operative to combine groups of four demodulated symbols for four symbol periods.

Miyoshi teaches wherein the symbol combiner (503 in Fig. 6) is operative to combine groups of four demodulated symbols for four symbol periods (note paragraph 0043).

Therefore, it would have been obvious to one skilled in the art at the time of the invention to incorporate the teaching of Miyoshi in the symbol combiner of Nakamura for the purpose of properly receiving the signal wherein spreading factor is of four (note paragraph 0043 of Miyoshi), thus obtain the recovered data symbols for the second code channel (DPDCH) of Nakamura.

 Claims 9 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al. US 2002/0136278 A1 (Nakamura) in view of Takano et al. US 2005/0277419 A1 (Takano).

Regarding claims 9 and 10, Nakamura teaches the system employed in a W-CDMA environment implementing DPCCH and DPDCH channels. However, Nakamura does not explicitly teach HS-PDSCH and PDCH channels.

Application/Control Number: 10/688,145 Page 8

Art Unit: 2637

Takano teaches HS-PDSCH and PDCH (DPCH) channels (see Fig.10) of transmission and reception of signals among base stations, mobile station and RNC. Thus, , it would have been obvious to one skilled in the art at the time of the invention to incorporate the teaching of Takano in the system of Nakamura of transmitting and receiving the HS-PDSCH and PDCH channels for the purpose of receiving different signals including HS-PDSCH and PDCH in order to communicate among base stations, mobile station and RNC using the system of Nakamura

7. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al. US 2002/0136278 A1 (Nakamura) in view of Mazawa et al. US 6,628,631 B1 (Mazawa).

Regarding claim 19, Nakamura teaches all subject matter claimed, as applied to claim 16. However, Nakamura does not explicitly teach wherein the symbol combiner is processed in a time division multiplexed (TDM) manner, one first cod channel at a time.

Mazawa teaches wherein a symbol combiner (606 in Fig.6) is processed in a time division multiplexed (TDM) manner, one first cod channel at a time (note col.11, lines 24-43, wherein the output of the symbol combiner is coupled to the multiplexer 607 outputting in the TDM manner for each channel). Therefore, it would have been obvious to one skilled in the art at the time of the invention to incorporate the teaching of Mazawa in the system of Nakamura by implementing

Art Unit: 2637

the multiplexing function after the symbol combiner, thus enabling to share the symbol combiner for plurality of channels, wherein Nakamura also discloses a data and control channels, in order to reduce the number of hardware devices implemented.

Page 9

Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al. US 2002/0136278 A1 (Nakamura) in view of Boesel et al. US 2004/0071199 A1 (Boesel).

claim 22. However, Nakamura does not explicitly teach a symbol buffer operative to provide the accumulated symbols and store the combined symbols.

Boesel teaches a symbol buffer (54 in Fig.7) to provide the accumulated symbols and store the combined symbols (note paragraph 0057). Therefore, it would have been obvious to one skilled in the art at the time of the invention to incorporate the symbol buffer coupled to the symbol combiner (201f) of Nakamura for the

purpose of correcting rate phase to a desired sub-chip phase by coupling an

Regarding claim 23, Nakamura teaches all subject matter claimed, as applied to

 Claims 24 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura et al. US 2002/0136278 A1 (Nakamura) in view of Boesel et al. US 2004/0071199 A1 (Boesel) and Bloebaum US 6,295,023 B1.

address generator (52) to the symbol buffer (note paragraph 0057).

Regarding claims 24 and 25, Nakamura in view of Boesel teach all subject matter claimed, as applied to claim 23. However, Nakamura in view of Boesel do not explicitly teach wherein the symbol buffer includes a first and second memories

Page 10

for first and second code channels.

Bloebaum teaches wherein the symbol buffer (135 in Fig.5) includes first and second memories (symbol buffer arrays, note col.10, lines 1-2) for first and second code channels (Channel 1 and Channel 2). Therefore, it would have been obvious to one skilled in the art at the time of the invention to incorporate the teaching of Bloebaum in the symbol buffer of Boesel for the purpose of increasing the flexibility of the symbol buffer by providing variable controllable delays to the symbol buffer, which is well-known to one skilled in the art.

Furthermore, it would have been obvious to one skilled in the art at the time of the invention to access alternately between the first and second memory banks controlled by a multiplexer (well-known function to one skilled in the art) as each channel may not have data to demodulate at all times, thus need to be accessed only when needed for the purpose of reducing overall processing of the system by accessing the memory banks only when required.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sam Ahn whose telephone number is (571) 272-3044. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jay Patel can be reached on (571) 272-2988. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2637

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sam K. Ahn 2/16/06

YOUNG T. TSE